

IIIrd Unit -

* CPU -

- CPU is partitioned into ALU (Arithmetic logical unit) and control unit.
- The function of control unit is to generate relevant timing and control signals to all operations in the comp.
- It controls the flow of data between the processor and memory and peripherals (connection)

* Function of Control unit (CU) -

- The Control unit directs the entire computer system to carry out stored programme instructions.
 - The CU must communicate with both the arithmetical logical unit and main memory.
 - The CU instructs the ALU that unit which ~~is~~ logical or arithmetic operation to be performed.
 - The CU coordinates the activities of the other 2 units as well as all peripherals and auxiliary storage devices link to the computer. All microprocessors are CU.
- Design of control unit.

* Design of control unit -

- Control unit generate control signals using one of the two organisation

Teacher's Signature

- (1) Hardware control unit -
- (2) Microprogramme control unit -

* **Microprocessor — (Microprocessing unit)**

• Microprocessing unit is synonymous to CPU. Where CPU used in traditional computer and microprocessor acts as a device or a group of devices which do the following task -

- (1) Communicate with the peripheral devices.
- (2) Provide timing signals.
- (3) It have multiple of circuits.
- (4) Recently used microprocessor is 8085.
- (5) Direct data flow.
- (6) Perform comp. as specified by the instructions in memory.

* **8085 Microprocessor —**

• The 8085 Microprocessor is an eight bit general purpose microprocessor which is capable to address 64K of memory this processor has 40 pins.

Requires +5V signal power supply and 3MHz single ~~phase~~ ^{phase} clock.

1. ~~ALU~~
2. Multiplexer
- 3.
4. Accumulator
5. Temporary Register
6. ALU
7. Instruction Register
8. Instruction Decoder and machine cycle encoder
9. Timing & Control
10. Address Buffer
11. Address & data
12. Flags

(1) ALU →

The ALU performs the computing function of microprocessor. It includes the accumulator, temporary register, Arithmetic and logic circuit, & flag.

- Result is store in accumulator and flags.




(2) Accumulator —

It is an 8-bit register i.e. part of ALU. This register is used to store 8-bit data & in performing Arithmetic & logic

operation.

The result of operation is stored in accumulator.



↓
undefined

(3) Flags —

Flags are programmable they can be used to store and transfer the data from the registers by using instruction. The ALU include 5 flip-flop that are set & reset according to the data condition in accumulator and other register.

(a) S → "S (Sign) flag" → After the execution if bit D₇ of the result is 1 the sign flag is set.
 On → -ve sign
 Off → +ve sign

It is used to sign number in a given byte.

If D₇ is 1 means negative number if it is 0 then +ve number

(b) Z (0) flag → The 0 flag is set if ALU operation result is 0.

Teacher's Signature

(c) Auxiliary carry (AC) —
In arithmetic operation when carry is generated by digit D_3 and passed on the digit D_4 the AC flag is Set.

This flag is used only internally BCD operation.

(d) P (parity flag) →

After Arithmetic and logical operation if result has even no. of 1's the flag is Set.

If it has odd no. of 1's the flag is Reset.

(e) Carry flag (cy) →

If arithmetic operation result is in a carry the carry flag is Set otherwise it is Reset.

(4) Register Section —

It is basically a storage device and transfer data from registers by using instructions.

(1) Stack register —

The stack pointer is also a 16-bit register which is used as a memory pointer.

It points to a memory allocation in read/write memory known as stack.

Teacher's Signature

- In between execution of program sometimes
- The beginning of the stage is define by loading a 16-bit address in the stage pointer

* Program Counter (PC)

- This 16-bit registers deals with fourth operation to sequence the execution of instruction.
- This register is also a memory pointer memory allocation have 16-bit address
- It is used to store the execution address.
- The function of the program counter is to point to memory address from which next bite is to be fetched.

Storage register →

- These register stores 8-bit data during a program execution.
- It is in a register pair for eg →
- If we have (B,C), (D,E), (H,L) they will count as 3 not as 6.
- If we have registers like B,C, D,E, H,L then they can be combined as register pair BC, DE, HL to perform some 16-bit operation

* Instructions — Code


- An instruction is binary that specify a sequence of micro operation.
- Instructions are code in memory each computer has its own different instruction set.
- It depends on a processor. The register and address bus which specify an instruction set design.
- An instruction of a computer is a group of operands and opcode
Operands →

The operands specify the operation to be performed on which variable or the object on which the operation to be performed

Opcode →

It specifies the operation which is to be programmed

The instruction set can be divided into three classes



(1) Data movement instruction —

- The primary storage for both data & program is the main memory.
- The instruction is to be moved into the CPU from where it is made available to the processor with the help of CPU register.
- In this instruction only the data on which operation is to be performed.
- These data transfer to the relevant register & after processing it is send back tends to the main memory.

(2) ALU Instructions →

- All the arithmetical operations and the logical operations which take place in ALU is instructed to ALU instruction.
- The ALU operation can be perform on any data stored at any location in the registers and place back the value on to its original location with the ALU instruction.
- We always have to use a data movement instruction to take the result on a location.

(3) Branch Instruction →

- Branch instruction, in a normal PC by default the instruction cycle increment by one when one instruction is completed this increment is performed to get the


Teacher's Signature

next instruction set but in a normal programming with a conditional have to switch from one sequence to another sequence, to getting this another sequence we have to get the new address from fetching the inst. this overall process is done by the branch instruction.

★ D- Instruction format →

There are 6 different types of instruction format. Instruction format give us a detail of opcode and operand address of instruction.

(1) four address machine →



A four address machine specifies all the 4-items needed in the instruction sequence that are result storing address, 2 operand address and next instruction address with its opcode.

(2) 3-address machine

Teacher's Signature

Stack work on ^{left} last in first output

The CPU's where PC's register is added with the CPU the next instruction address is not added in this instruction format.

It is work on CPU.

(3) 2-address machine -

- In 2-address machine a resultant register is added to the CPU with the PC register so that's why we don't have to use resultant address in this ^{instruction} format.


(4) 1-address machine -

- In 1-address machine the instruction for performing one function is added with a operation of loading values from the register.

Here accumulator register is used for the storage of second operat.

(5) 0-address machine -

- In this system a ~~stack~~ ^{stack} is attached to the CPU and using push & pop operation. The push instruction is executed and only the opcode is given through instruction.




(6) General address machine -

It is a register format which is ^{Teacher's} signature

in general ~~cod~~ computer.

It is having an opcode, one operand & next ~~one~~ register address.



★ Addressing Mode —

- When a microprocessor access any memory unit for reading and writing it must specify the address of the location which it want to access.
- An assembly language instructions can use any type of addressing such as memory address, register address or direct value before decoding the instruction.
- We have to encode the instruction address into a ^{instruction} format which can be an actual reference or indirect reference.

(1) Indirect addressing mode —

- A constant in the instruction specifies not the address of the value but the address of location where the value is stored.
- Here the value is stored. An eg — implementation of pointers. In this method the address is holding the value of new address where the actual value is store.
- Thus, in this format to access a value we have to access this address

Teacher's Signature

It consumes the time of instruction

(2) Direct Memory location —

- In this mode the memory location is directly representing the actual value on which we have to operate.
- In this method the accessing time to the variable will be reduced and we have to access only one address.

(3) Index Method Mode — $a[i], a[j] - a[n]$

- The memory addresses form by adding a fix constant to create a new address of the memory location.
- In this system constant address is stored in the register and an incremental is used to create or decode the address.
- In a general format this is a method which provide the full array facility. In this mode we have to facility for giving a common name to a number of location and can access any location with only one fetch value.


(4) Relative addressing mode —

RAM is similar to index mode but the base address or the constant address is stored in the PC register. This allow us to store memory operand and operand opcode with fix offset from the current expression.

Teacher's Signature

Time and Control Section:->

This unit is responsible to Synchronize Microprocessor operation as per the clock pulse and to generate the Control Signals which are necessary for Smooth Communication between Microprocessor and peripheral devices. The RD bar and WR bar signals are synchronous pulses which indicates whether data is available on the data bus or not. The Control unit is responsible to Control the flow of data between microprocessor, memory and peripheral devices.



All the signal can be classified into six groups:

S.No.	Group	Description
1.	Address Bus	The 8085 microprocessor has 8 signal line, A15-A8 which are unidirectional and used as a high order address bus.
2.	Data bus	The signal line AD7-AD0 are bidirectional for dual purpose. They are used as low order address bus as well as data bus.

3. Control Signal & Status Signal

Control Signal :->

RD bar :- It is a read Control Signal (active low). If it is active then memory read the data.

WR bar :- It is write Control Signal (active low). It is active when written into selected memory.

Status Signal :->

ALE (Address Latch Enable) :->

when ALE is high 8085 microprocessor use address bus. when ALE is low 8085 microprocessor use data bus.

I/O/M bar :-> This is a status signal used to differentiate between I/O and memory operation when it is high, it indicates an I/O operation and when it is low, it indicates memory operation.

Signals :- These status signals, similar to I/O and memory bar, can identify various operations but they are

rarely used in small systems.

4. Power Supply and frequency signal

V_{cc} - +5V power supply

V_{ss} - ground reference

X1 - A crystal is connected at these two pins. The frequency is internally divided by two operate system at 3-MHz. The crystal should have a frequency of 6-MHz

CLKout - This signal can be used as the system clock for other devices.

5. Externally initiated signal

INTR (i/p) - Interrupt request.

INTA (o/p) - It is used as acknowledge interrupt.

TRAP (i/p) :- This is non maskable interrupt and has highest priority.

HOLD (i/p) :- It is used to hold the executing program.

HLDA (o/p) :- Hold Acknowledge.

READY (i/p) :- This signal is used to delay the microprocessor read or write cycle until a slow responding peripheral is ready to accept or send data.

Through
Mathematical formula
we will create
VLSI graphics
So we can change it
in any shape without
struggling and all.

RESET IN - when the signal on this pin goes low, the program counter is set to zero, the bus is de-stated, & MPU is reset.

RESET OUT :- This signal indicate that MPU is being reset. The signal can be used to reset other devices.

RST 7.5, RST 6.5, RST 5.5
(Request interrupt) - It is used to transfer the program control to specific memory location. They have higher priority than INTR interrupt.

6. Serial I/P Ports


The microprocessor has two signals to implement the serial transmission
Serial input data and
Serial output data.

Instruction Format → Each instruction is represented by a sequence of bits within the computer. The instruction is divided into groups of bits called fields. The way instruction is expressed is known as instruction format. It is usually represented in the form of rectangular box. The instruction format may be of the following types.

Variable Instruction formats :- These are the instruction formats in which the instruction length varies on the basis of opcode & address specifiers. For example, VAX instruction vary between 1 and 53 bytes while x86

instructions vary between 1 and 17 bytes.

format :-



Advantage :-

These formats have good code density.


Drawback :-

These instruction formats are very difficult to decode and pipeline.

Fixed Instruction formats :-

In this type of instruction format, all instructions are of same size. For example MIPS, PowerPC, Alpha and ARM.

format



Advantage :-

They are easy to decode & pipeline.


Drawback :-

They don't have good code density.

Hybrid Instruction formats :-

In this type of instruction formats, we have multiple format length specified by opcode, for example, IBM 360/70, MIPS16, Thumb.

format :-



performance has to be done upon the system's functionality.

Advantage :-

These compromise between code density & instructions of these type are very easy to decode.

Addressing Modes :-

Addressing mode provides different ways for accessing an address to given data to a processor. Operated data is stored in the memory location, each instruction required certain data on which it has to operate. There are various techniques to specify address of data. These techniques are called Addressing Modes.

- Direct Addressing Mode :- In the direct addressing mode, address of the operand is given in the instruction and data is available in the memory location which is provided in instruction. We will move this data in desired location.
- Indirect Addressing Mode :- In the indirect addressing mode, the instruction specifies a register which contains the address of the operand. Both internal RAM and external RAM can be accessed via indirect addressing mode.
- Immediate Addressing Mode :- In the immediate addressing mode, direct data is given ~~the~~ in the operand which move the data in accumulator. It is very fast.
- Relative Addressing Mode :- In the relative addressing mode, the effective address is determined by the index mode by using the program counter in stead of general purpose processor register. This mode is called relative address mode.
- Index addressing Mode :- In the index address mode, the effective address of the operand is generated by adding a content value to the contents of the register. This mode is called address mode.

Instruction cycle :-

- Instruction is command which is given by the user to Computer.

Instruction cycle:-


- The time period during which one instruction is fetched from memory and execute when a computer given an instruction in machine language.
- Each instruction is further divided into sequence of phases.
- After the execution the program counter is incremented to point to the next instruction.

Phases :-

- Fetch an instruction from memory.
- Decode the instruction
- Execute the instruction.


Fetch cycle:-

- In this phase the sequence counter is initialized to 0.
- The address of first instruction from PC is loaded into address register during the first clock cycle.




Decode cycle :-


- The instruction is decoded by the instruction decoder of a processor.
- All the bits of the instruction under execution stored in IR are analyzed and decode in third clock cycle.



Execute cycle:-

- In the last phase, the processor execute the instruction.
- This involves setting the contents of the internal register AC to constant value 0.





Fetch operation →

- The circuit comprises of various registers, memory unit, I/O devices control and timing unit ALU and a common bus.
- $AR \leftarrow PC$
- $IR \leftarrow M[AR], PC \leftarrow PC + 1$
- The instruction read from memory is then placed in the instruction register.

Decode operation →

- In decode operation processor decode the instruction which is fetched from memory.
- $I \leftarrow IR(15), D_{decode} \leftarrow IR(12-14) \quad AR \leftarrow IR(0-11)$.
- 0-11 bits in the instruction format are store in the address register.
- 12-14 bits are decoded.
- 15 bit is is I means direct or indirect address.

Execution operation →

- After decoding the instructions, the timing signal that is active.
- There are three types of instruction :-
 - i) Memory Reference.
 - ii) Register Reference.
 - iii) I/O Reference.
- If $D=1$ and $IR(15)=0$, that means the instruction is register reference.
- If $D=1$ and $IR(15)=1$, that means the instruction is I/O reference.

- If $D=0$ and $IR(15) = 0$, that means memory reference instruction is direct address instruction.
- If $D=0$ and $IR(15) = 1$, that means memory reference instruction is indirect address instruction.

2.3 Database Analyzing, design and implementation

The database for the system should include information of company's staff, respectively of its employees. The data is subdivided into the following groups:

Employees' Basic Details	Working History	Time Information
Employee_ID_Number	Employee_ID_Number	Employee_ID_Number
Personal_ID_Number	Company_Name	Worked_Hours
First_Name	Employer_Name	Off_Hours
Middle_Name	Company_Employer_Address	Days_off
Last_Name	Company_Employer_Cellular_Phone	Over_Time
Day_of_Birth	Company_Employer_Office_Phone	Extra_Days
Month_of_Birth	Previous_Qualification	w_From_Date_Day
Year_of_Birth	Previous_Experience	w_From_Date_Month
Cellular_Phone	p_Start_Date_Day	w_From_Date_Year
Home_Phone	p_Start_Date_Month	w_To_Date_Day
City	p_Start_Date_Year	w_To_Date_Month
Address	p_End_Date_Day	w_To_Date_Year
Postal_Code	p_End_Date_Month	
Qualification	p_End_Date_Year	
Current_Experience		
Start_Date_Day		
Start_Date_Month		
Start_Date_Year		
End_Date_Day		
End_Date_Month		
End_Date_Year		
Type_of_Employee		
Gender		
Marital_Status		


- $AR \leftarrow M[AR]$, AR holds the address part of the instruction.
- After the instruction is executed, SC is cleared to 0 and control returns to fetch phase.

Memory Reference Instruction :- Memory reference instructions are those commands or instructions (in assembly language, these are group of letters and are shown in example) which are used to make a reference to the memory and allow a program to access the required data from where the data is stored. An instruction consists of an operand and operand code is that which specifies the data that is to be operated or manipulated (operations


like addition, subtraction etc. are performed on this data specified by operand). An address is also a part of the instruction if it is used in direct addressing mode (in which memory address of the value is declared in the instruction itself) and this address represents the location of the value in the memory. There are 7 memory reference instructions as below.

- LDA
- STA
- AND
- ADD
- BUN
- BSA
- ISZ

For the memory reference instructions, we can compare the below flow chart with that represents the step by step operations performed to execute each of these instructions.



Flow chart for Memory Reference Instruction :-



LDA - This instruction is used to load the Accumulator with a value that is located at a specific memory location. The correct usage of this command when we write in an assembly language is as follows:

Example of LDA 2500 H

This command says that load the value that is stored at the memory location 2500 into the accumulator (a temporary storage area). H represents that the entered address is a hexadecimal memory address.

So, when a value is stored in the accumulator, further operations are performed as required by the user on that value. The changes made to the value stored in the accumulator are updated in regular time intervals. In excess, this instruction comes under direct addressing mode that is the address or memory location of the operand is written in the instruction itself.

- 12 -

Opcode	operand	Description
LDA	16 bit Address	Load the Accumulator

STA :-> This instruction is exactly opposite to the above one as this memory reference instruction stores the value that is given to the instruction.

Example of STA 2600H :- This Command says that store the value that is stored in the accumulator to the memory location 2600. When the accumulator is to be assigned with a new value and the present value is to be sent back to some memory location, this instruction is used. In excess, this instruction also comes under direct addressing mode.

OpCode	Operand	Description
STA	16 bit Address	Store accumulator direct

ANA :- This instruction performs AND operation on the values stored in accumulator and memory location and the resultant is stored in the accumulator that is the previous value in the accumulator is updated with this new result. In assembly language, this instruction is not written as AND but is used as written in the example below:

Example of ANA M :- Don't Confuse, AND is written as ANA but not AND.

This command says that perform logical AND operation on the value stored in accumulator and at memory location specified by M as an operand. Here in the above example, the right most A in ANA stands for accumulator and M stands for memory location represented with H-L pair. Observe the below table.

OpCode	Operand	Description
ANA	R M	Logical AND with register or memory with accumulator

ADDI → This instruction performs arithmetic operation (addition) on the values stored in the accumulator and memory location. The resultant after addition is stored in the accumulator by replacing the older value. This instruction is written as below in order to perform addition on two values.

Example of Add B :-

This command performs adds the value stored in the accumulator with value at memory location specified by B as an operand. The operand can be a letter that represents the memory location of the value. Here it is taken as B. There are various types of additions which are discussed below.

Opcode	Operand	Description
ADD	B	Add register ^{or} memory to accumulator

Other additions and their examples that can be performed using this instruction are as follows:

ADC M :- This instruction performs addition with carry (Carry is a value obtained after addition of the left most digits of both the numbers) by adding the values in accumulator and memory location specified by M as an operand.

ADI 45H :- This instruction says add immediate the value stored in accumulator with the 8 bit data.

ACI 45H :- This instruction says that add immediate along with carry.

DAD B :- If we want to perform a hexadecimal addition, we use this instruction. This instruction performs addition of the 16 bit value in the register pair with the value in H-L pair.

BUN \rightarrow BUN stands for branch unconditionally and this instruction allows one to select an instruction from a program (which is a group of instructions) and gives him access to modify the program as he wants to. Example of how to write this instruction in programs is as follows:

Example of D₄T₄: $PC \leftarrow AR, SC \leftarrow 0$ // describe the below table to understand the functionality of BUN instruction.

Opcode	Operand	Description
BUN	16 bit Address	Branch Unconditionally

BSA \rightarrow BSA instruction in computer architecture stands for branch and save return address which means it performs two functions. Branching means the instruction is currently being executed may have sub-routines or procedures within it and returning the address in the sense it stores the address of the instruction which should be executed immediately after it and is stored as program counter.

Example of D₅T₄: $M[AR] \leftarrow PC, AR \leftarrow AR + 1$ // increment the value of address register (AR) and returns the value of program counter.

D₅T₅: $PC \leftarrow AR, SC \leftarrow 0$

Opcode	Operand	Description
BSA	16 bit Address	Branch and Save return address

Difference between branch unconditionally (bun)
and branch and save return address (bsa)?

Difference between bun and bsa is that in BUN. Unconditional branching and no saving of address but allows program modification whereas in BSA, Branching and saving the returned address but no program modification is allowed.

ISZ :- ISZ stands for increment and skip if zero that is this instruction is used for incrementing the value at the specific address and if the value at that address is found to be zero, then this instruction makes the program counter get incremented by 1.

Example of D₆T₄ : $DR \leftarrow M[AR]$ // assigning the memory location held by address register to data register.

D₆T₅ : $DR \leftarrow DR + 1$ // increments the value of data register.

D₆T₄ : $M[AR] \leftarrow DR$ (if $DR = 0$, then $PC = PC + 1$ and $SC = 0$) // incremented address in data register is now assigned back to address register.

Opcode	Operand	Description
ISZ	16 bit address	Increment and skip if zero

Take a look at the following table to know the instructions and their symbolic description.

Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \wedge M[AR]$
ADD	D ₁	$AC \leftarrow AC + M[AR] \rightarrow, E$ $\leftarrow \text{Count}$
LDA	D ₂	$AC \leftarrow M[AR]$
STA	D ₃	$M[AR] \leftarrow AC$
BUN	D ₄	$PC \leftarrow AR$
BSA	D ₅	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D ₆	$M[AR] \leftarrow M[AR] + 1$ if $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

Why we need Memory Reference instructions \Rightarrow


In order to do a specific task, we need the instruction to be executed and for a temporary or permanent purpose, they need to be stored and retrieved from a memory location either registers or accumulators. So, to perform these memory related tasks that is storing, retrieval of values from accumulator and register is handled by these memory reference instructions.

Input/output and Interrupts :-

Input/output Module :- External devices are not generally connected directly into the bus structure of the computer.

- I/O module is an interface for the external devices (peripherals) to CPU and Memory.

General Structure of I/O Module (Internal) :-




System Bus :-> A system bus is a single computer bus that connects the major components of a computer system. It combines the functions of a data bus to carry information, an address bus to determine where it should be sent, and a control bus to determine its operation.

Peripheral devices :-> A computer peripheral is a device that is connected to a computer but is not part of the core computer architecture. Peripheral devices can be external or internal. For example: Mouse, keyboard, monitor, printer, hard-disk etc.

External Device Interface :-

- It is divided into Control Module, Status Signal & Data Module.
- Control signal decide which function will execute by device. For example: Read, write operations.
- Status signals indicates the state (Ready, Not-Ready) of the device.
- Data Module Controls set of data bits need sending & receiving.
- Control logic perform device operation control by getting command from I/O.
- The transducer converts data from electrical to other form of energy during output and from other forms to electrical during input.

External I/O Module Diagram:-



Input/output Techniques \Rightarrow There are three principle

I/O techniques. They are.....

- i) Programmed I/O
- ii) Interrupt Driven I/O
- iii) DMA (Direct Memory Access) Technique.

i) Programmed I/O \Rightarrow

- a) CPU controls I/O directly by doing following three things.....
 - i) Sending Status
 - ii) I/O Commands
 - iii) Transferring data
- b) CPU waits for I/O module to complete operation.
- c) CPU time wastes.

I/O Commands :-

- i) Control :- Control Command is used to active a peripheral and tell it what to do.
- ii) Test :- This Command is used to test various status conditions associated with an I/O module and its peripherals.
- iii) Read :- It is used to obtain an item of data to peripheral and place it in an internal buffer.
- iv) Write :- To take an item of data (byte or word) from the data bus and subsequently transmit that data item to the peripheral.

Interrupt Driven I/O :-

- A better protocol is to have the Computer and IO device work independently.
- I/O module interrupts when ready.
- when the current instruction completes, the Computer interrupts the current program, saves the current state and goes to an interrupt service routine.

How interrupt driven I/O works :-

- CPU issues read Command.
- I/O module gets data from peripheral whilst CPU does other works.
- I/O module interrupts CPU

- CPU requests for data.
- I/O module transfer data.

DMA (Direct Memory Access) :-

Direct memory Access (DMA) is a feature of Computer Systems that allows certain hardware subsystems to access main system (RAM) memory independently of the central processing unit (CPU).

Without DMA, when the CPU is using programmed I/O, it is fully busy for Read or write operations and unavailable to perform other work. With DMA, the CPU first begins the transfer, then it does other operations while the transfer is in progress.

I/O Problems :-

- Slower than CPU & RAM.
- Need I/O Modules.
- For variety of peripherals it may show different amount of data, speeds & formats.
- whole system must have to be efficient to receive input & show output.

Complete Computer description :-


Computer Architecture :-

- It is those attributes of a system that have a direct impact on the logical execution of a program.
- It is concerned with the structure and behavior of the computer as seen by the user.
- It includes:
 - ⇒ The instruction set.
 - ⇒ The number of bits used to represent various data types.
 - ⇒ I/O mechanisms.
 - ⇒ Memory addressing techniques.

Computer Organization :-

- ⇒ It refers to the operational units and their interconnections that realize the architectural specifications.
- ⇒ It is concerned with the way the hardware components operate and the way they are connected together to form the computer system.
- ⇒ Examples are things that are transparent to the programmer:
 - Control signals.
 - Interfaces between computer and peripherals.
 - The memory technology being used.

Description of Basic Computer



- ⇒ The central processing unit (CPU) for manipulating the data, registers for storing data and instructions, and control circuits for fetching and executing instructions.
- ⇒ The memory of a computer contains storage for instructions and data.
- ⇒ The input-output processor contains electronic circuits for communicating and controlling the transfer of information between the computer and user.

Memory System Design →

Input/output and Interfacing →

An input-output interface is the piece of equipment or location at which information can be input and output from a device such as a computer. Examples of an input interfaces are: Command line such as a Dos prompt. We manually enter in commands to achieve our result that we want. The keyboard is also part of this interface.

A GUI (Graphical User Interface) is an icon based interface and is much more user friendly and easier to use. An output interface could be a printer, a screen or a speaker.

Input/output or I/O is the communication between an information processing system, such as a computer, and the outside world, possibly a human or another information processing system. Inputs are the signals or data received by the system and outputs are the signals or data sent from it. The term can also be used as part of an action; to "perform I/O" is to perform an input or output operation. I/O devices are used by a human (or other system) to communicate with a computer. For instance, a keyboard or mouse is an input device for a computer, while monitors and printers are output devices. Devices for communication between computers such as modems and network cards, typically perform both input and output operations.

An I/O interface is required whenever the I/O device is driven by the processor. The interface must have necessary logic to interpret the device address generated by the processor. Handshaking should be implemented by the interface using appropriate commands (like Busy, Ready and wait) and the processor can communicate with an I/O device through the interface. If different data formats are being exchanged, the interface must be able to convert serial data to parallel form and vice versa. There must be provision for generating interrupts and the corresponding type numbers for further processing by the processor if required.

RISC vs CISC :-

What is CISC :- A Complex Instruction Set Computer (CISC) is a computer where single instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store) or are capable of multi-step operations or addressing modes within single instructions, as its name suggest "COMPLEX INSTRUCTION SET".

What is RISC :- A reduced instruction set computer (RISC) is a computer which only use simple instructions that can be divide into multiple instructions which perform low-level operation within single clock cycle, as its name suggest "Reduced Instruction Set".



Requirements for I/O interface :-

- CPU Communication
- Device "
- Data buffering
- Control and timing
- Error detection ⁻²⁶⁻


CISC	RISC
Emphasis on hardware	Emphasis on software
Includes multi-clock	Single-clock
Complex instructions	Reduced instruction only
Memory-to-memory: "LOAD" and "STORE" incorporated in instructions	Register to register: "LOAD" and "STORE" are independent instructions
high cycles at per second, Small code sizes	low cycles per second, large code sizes
Transistors used for storing complex instructions	Spends more transistors on memory registers

	RISC	CISC
Acronym	It stands for 'Reduced Instruction Set Computer'	It stands for 'Complex Instruction Set Computer'
Definition	The RISC processors have a smaller set of instructions with few addressing modes.	The CISC processors have a larger set of instructions with many addressing modes.
Memory unit	It has no memory unit and uses a separate hardware to implement instructions.	It has a memory unit to implement complex instructions.
Program	It has a hard-wired unit of programming.	It has a micro-programming unit.
Design	It is a complex compiler design.	It is an easy compiler design.


Calculations	The Calculations are faster and precise	The Calculations are Slow and precise.
Decoding	Decoding of instructions is simple	Decoding of instructions is complex
Time	Execution time is very less.	Execution time is very high.
External memory	It does not require external memory for calculations.	It requires external memory for calculations
Pipelining	Pipelining does function correctly.	Pipelining does not function correctly
Stalling	Stalling is mostly reduced in processors.	The processors often stall.
Code expansion	Code expansion can be a problem.	Code expansion is not a problem.
Disc space	The Space is saved.	The Space is wasted.
Applications	Used in high end applications such as video processing, telecommunications and image processing.	Used in low end applications such as Security Systems, home automations etc.



Block diagram of I/O Interface :-



I/O Interface for Input Device



I/O Processors :-

I/O Bus and Interface Modules

