



Unit-I

Positive & Negative Logic-





The system in which most positive voltage shows high state (1) & most negative voltage (0) is called positive logic system.

The system in which most negative voltage shows high state & most positive voltage is called negative logic system.




Logic Gates-



(1) AND Gate-




A	B	A · B = Y
0	0	0
0	1	0
1	0	0
1	1	1




(2) OR Gate -




A	B	A+B=Y
0	0	0
0	1	1
1	0	1
1	1	1




(3) NOT Gate -




A	Y = A-bar
0	1
1	0





E B C
N P N




(4.) NAND (NOT + AND) -




A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0




NOR Gate -



A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0



Q




$Y = (A+B)$ [OR Gate]

Note: Logic Gates are formed by diodes & transistors.
3 NAND gates make 1 OR gate.

Saturday
27-01-2017

4



Exclusive-OR-Gate (EX-OR Gate)




The logic gate which gives low state when all I/Ps are in same state.

27-01-2017
Saturday

EX-NOR



Q.- Make an AND Gate, using three NOR Gates



Boolean Algebra-

① Commutative Law-

(i) $A+B=B+A$

(ii) $A \cdot B = B \cdot A$

② Associative Law-

(i) $A+(B+C)=(A+B)+C$

(ii) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

③ Distributive Law-

(i) $A \cdot (B+C) = A \cdot B + A \cdot C$

④ Complementary Law-

(i) $\overline{\overline{A}} = A$

⑤ Laws for OR-Operation

(i) $1+A=1$

(ii) $0+A=A$

(iii) $A+A=A$

(iv) $A+\overline{A}=1$

(v) $\overline{A+\overline{A}} = \overline{1}$

⑥ Laws for AND-Operation

(i) $A \cdot 0 = 0$

(ii) $A \cdot 1 = A$

(iii) $A \cdot A = A$

(iv) $A \cdot \overline{A} = 0$

(v) $\overline{A \cdot \overline{A}} = \overline{0}$

(vi) $\overline{A} \cdot 0 = 0$

(vii) $\overline{A} \cdot 1 = \overline{A}$

⑦ Absorption Law-

(i) $A+AB=A(1+B)=A$

(ii) $A+\overline{A}B = A(1+B)+\overline{A}B$
 $= A+AB+\overline{A}B$
 $= A+(A+\overline{A})B = A+B$

(iii) $\overline{A}+AB = \overline{A}(1+B)+A \cdot B$
 $= \overline{A}+\overline{A}B+AB$
 $= \overline{A}+B(A+\overline{A})$
 $= \overline{A}+B$

(iv) $(A+B)(A+C) = A \cdot A + A \cdot C + A \cdot B + B \cdot C$
 $= A \cdot A + A \cdot C + A \cdot B + B \cdot C$
 $= A(1+C) + A \cdot B + B \cdot C$
 $= A + AB + BC$
 $= A(1+B) + BC$
 $= A + BC$

⑧ De-Morgan's Law-

(i) $\overline{A+B} = \overline{A} \cdot \overline{B}$

(ii) $\overline{A \cdot B} = \overline{A} + \overline{B}$

MINTERM-

A	B	C	MINTERM
0	0	0	$\bar{A} \bar{B} \bar{C}$
0	0	1	$\bar{A} \bar{B} C$
0	1	0	$\bar{A} B \bar{C}$
0	1	1	$\bar{A} B C$
1	0	0	$A \bar{B} \bar{C}$
1	0	1	$A \bar{B} C$
1	1	0	$A B \bar{C}$
1	1	1	$A B C$

Definition-

MINTERM is the product term in which all the variables are present in either in complement form or uncomplement form.

- Minterm produces '1' (High State) for corresponding combination.
- Minterm produces '0' (Low State) for all other combinations.

MAXTERM-

A	B	C	MAXTERM
0	0	0	$A + B + C$
0	0	1	$A + B + \bar{C}$
0	1	0	$A + \bar{B} + C$
0	1	1	$A + \bar{B} + \bar{C}$
1	0	0	$\bar{A} + B + C$
1	0	1	$\bar{A} + B + \bar{C}$
1	1	0	$\bar{A} + \bar{B} + C$
1	1	1	$\bar{A} + \bar{B} + \bar{C}$

Definition

MAXTERM is the sum term in which all the ~~the~~ variables are present in either in complement or uncomplement form.

Sum of Product

- ① MAXTERM produces '0' (Low State) for corresponding combinations.
- ② MAXTERM produces '1' (High State) for all other combinations.

Sum of Product (SOP) Term-

Sum of Product is the term in which sum of all product terms/minterm is called SOP.

eg. →

$$\begin{aligned}
 & ABC + \bar{A}BC + \bar{A}\bar{B} \\
 & ABC + \bar{A}BC + \bar{A}B(C + \bar{C}) \quad \text{(By Absorption Law)} \\
 & ABC + \bar{A}BC + \bar{A}BC + \bar{A}B\bar{C} \quad \text{(By Distributive Law)} \\
 & \underline{ABC + \bar{A}BC + \bar{A}B\bar{C}} \\
 & \quad \quad \quad 111 \quad 011 \quad 010
 \end{aligned}$$

Product of Sum (POS) Term/Form-


Product of all sum terms/maxterms is called POS.

eg. →

$$\begin{aligned}
 & 001 \quad 011 \quad 100 \\
 & (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+B+C)
 \end{aligned}$$

$$\begin{aligned}
 & (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+B+C) \quad \text{(by absorption law)} \\
 & (A+B)(A+C) = (A+BC) \quad \text{(by absorption law)}
 \end{aligned}$$


Q. → Design NOR Gate using only NAND Gate.



Thursday
02-02-17


KARNAUGH MAP (K-MAP) -

2^n variable



Leftmost + Rightmost
Uppermost + Lowermost

or



Adjacent Cells



$$\begin{array}{r} ABC \\ 010 \\ \hline 2 \end{array} \quad \begin{array}{r} ABC \\ 011 \\ \hline 3 \end{array}$$

$$1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 5$$

$$4 + 0 + 1 = 5$$

m = MINTERM

M = MAXTERM

$Y = \sum (m_1, m_3, m_{10}, m_{11}, m_{14}, m_{15})$ using K-Map.

$\bar{A}\bar{B}CD$	$\bar{A}B\bar{C}D$	$A\bar{B}\bar{C}D$	$A\bar{B}CD$	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}B\bar{C}\bar{D}$	$A\bar{B}C\bar{D}$	$AB\bar{C}\bar{D}$	101	5
1011	0011	1010	0011	0001	1110	1111	110	110	6
11	3	10		1	14	15	111	111	7

CD \ AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

Adjacent Cells
Cell - 10, 11, 14, 15

Cell - 1, 3

$$Y_2 = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD$$

$$= \bar{A}\bar{B}D(\bar{C} + C)$$

$$Y_2 = \bar{A}\bar{B}D$$

$$Y_1 = ABCD + \bar{A}BCD + ABC\bar{D} + ABCD$$

$$= ABC(D + \bar{D}) + ABC(D + \bar{D})$$

$$= ABC + ABC = AC(\bar{B} + B)$$

$$Y_1 = AC$$

$$Y = Y_1 + Y_2$$

$$Y = \bar{A}\bar{B}D + AC$$

Conversion of SOP into SSOP (Standard SOP)

Q. $\bar{A}BC(D + \bar{D}) + \bar{A}\bar{B}C(D + \bar{D}) + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}\bar{B}CD + \bar{A}BC + \bar{A}\bar{B}C$
 ~~$\bar{A}BC + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C(D + \bar{D}) + \bar{A}\bar{B}(C + \bar{C})$~~

$$= \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$+ \bar{A}BC(D + \bar{D}) + \bar{A}\bar{B}(C + \bar{C})$$

$$= \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$+ \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC + \bar{A}\bar{B}C$$

$$= \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$+ \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC(D + \bar{D}) + \bar{A}\bar{B}C(D + \bar{D})$$

$$= \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$+ \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$= \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D}$$

$$= \bar{A}BC(D + \bar{D}) + \bar{A}\bar{B}D(\bar{C} + C) + \bar{B}CD(\bar{A} + A) + \bar{A}\bar{B}C(D + \bar{D})$$

$$= \bar{A}BC + \bar{A}\bar{B}D + \bar{B}CD + \bar{A}\bar{B}C = \bar{A}B(C + \bar{C}) + \bar{B}D(A + C)$$

$$= \bar{A}B + \bar{B}D(A + C)$$

Friday
03-02-17

$$Y = \sum m(0, 1, 3, 6, 8, 9, 10, 12, 14, 15)$$

$$= m_0 + m_1 + m_3 + m_6 + m_8 + m_9 + m_{10} + m_{12} + m_{14} + m_{15}$$

$$= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}BC\overline{D}$$

↓
'A+B+C+D'

MINTERM-

CD \ AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

Quad 1: $(m_0 + m_4 + m_8 + m_{12})$
 Quad 2: $(m_8 + m_{10} + m_{12} + m_{14})$
 Pair 1: $(m_1 + m_3)$
 Pair 2: $(m_6 + m_{14})$
 Pair 3: $(m_{14} + m_{15})$

Quad 1: $Y_1 = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D}$
 $= \overline{A}\overline{B}\overline{C}(\overline{D} + D) + A\overline{B}\overline{C}(\overline{D} + D)$
 $= \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} = \overline{B}\overline{C}(\overline{A} + A) = \overline{B}\overline{C}$

Quad 2: $Y_2 = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D}$
 ~~$= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D}$~~
 $= \overline{A}\overline{B}\overline{D}(\overline{C} + C) + A\overline{B}\overline{D}(\overline{C} + C) = \overline{A}\overline{B}\overline{D}(\overline{C} + C) + A\overline{B}\overline{D}(\overline{C} + C)$
 $= \overline{A}\overline{B}\overline{D} + A\overline{B}\overline{D} = \overline{A}\overline{B}\overline{D}$

~~MAXTERM~~

Pair 1: $Y_3 = \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D = \overline{A}B\overline{C}(\overline{D} + D) = \overline{A}B\overline{C}$

Pair 2: $Y_4 = \overline{A}BC\overline{D} + \overline{A}BCD = \overline{A}BC(\overline{D} + D) = \overline{A}BC$

Pair 3: $Y_5 = ABC\overline{D} + ABCD = ABC(\overline{D} + D) = ABC$

$Y = Y_1 + Y_2 + Y_3 + Y_4 + Y_5 = \overline{B}\overline{C} + \overline{A}\overline{B}\overline{D} + \overline{A}BC + ABC$

$$Y = \prod M(0, 1, 3, 6, 8, 9, 10, 12, 14, 15)$$

$$= M_0 \cdot M_1 \cdot M_3 \cdot M_6 \cdot M_8 \cdot M_9 \cdot M_{10} \cdot M_{12} \cdot M_{14} \cdot M_{15}$$

$$Y_1 = M_0 \cdot M_1 \cdot M_8 \cdot M_9$$

$$= (A+B+C+D) \cdot (A+B+C+\bar{D}) \cdot (\bar{A}+B+C+D) \cdot (\bar{A}+B+C+\bar{D})$$

$(A+B)(A+C) = A+BC$ (Absorption Law)

$$Y_1 = [(A+B+C) + D \cdot \bar{D}] \cdot [(\bar{A}+B+C) + D \cdot \bar{D}]$$

$$= (A+B+C) \cdot (\bar{A}+B+C) = (B+C)$$

$$Y_2 = (\bar{A}+B+C+D) \cdot (\bar{A}+B+\bar{C}+D) \cdot (\bar{A}+\bar{B}+C+D) \cdot (\bar{A}+\bar{B}+\bar{C}+D)$$

$$= (\bar{A}+B+D) \cdot (\bar{A}+\bar{B}+D) = (\bar{A}+D)$$

$$Y_3 = (A+B+C+D) \cdot (A+B+C+\bar{D}) = (A+B+\bar{D})$$

$$Y_4 = (A+\bar{B}+\bar{C}+D) \cdot (\bar{A}+\bar{B}+\bar{C}+D) = (\bar{B}+\bar{C}+D)$$

$$Y_5 = (\bar{A}+\bar{B}+\bar{C}+D) \cdot (\bar{A}+\bar{B}+\bar{C}+\bar{D}) = (\bar{A}+\bar{B}+\bar{C})$$

$$Y = Y_1 \cdot Y_2 \cdot Y_3 \cdot Y_4 \cdot Y_5 = (B+C) \cdot (\bar{A}+D) \cdot (A+B+\bar{D}) \cdot (\bar{B}+\bar{C}+D) \cdot (\bar{A}+\bar{B}+\bar{C})$$

Don't Care Combination - (x, d, φ)

$$Y = \prod M(0, 3, 6, 10, 12) + \prod d(1, 7, 14)$$

		AB			
	CD	00	01	11	10
Pair 1: (m_0, m_1) $Y_1 = m_0 + m_1$ $= \overline{A}BC\overline{D} + \overline{A}BCD$ $Y_1 = \overline{A}BC$	00	0	1	12	8
	01	1	d	13	9
	11	3	1	d	11
	10	2	6	14	10

Pair 2:
 $d(1, 7, 14)$
 d_1, d_7, d_{14}
 $(m_3 + m_7)$
 $= \overline{A}\overline{B}C\overline{D} + \overline{A}BC\overline{D}$
 $= \overline{A}C\overline{D}$

Pair 3: $(m_6 + m_{12})$
 $= \overline{A}BC\overline{D} + ABC\overline{D}$
 $= B\overline{C}\overline{D}$

Pair 4: $(m_{12} + m_{10})$
 $= ABC\overline{D} + \overline{A}BC\overline{D}$
 $= AC\overline{D}$


$$Y = \prod M(0, 1, 2, 4, 5, 8, 7, 9, 11, 14, 15)$$

		AB			
	CD	00	01	11	10
00	0	1	4	12	8
01	1	1	5	13	9
11	3	7	1	15	11
10	2	1	6	14	10

1	1	1	1
1	1		1
	1	1	1
1		1	




Qued: $Y_1 = m_0 \cdot m_1 \cdot m_4 \cdot m_5 = (A+B+C+D) \cdot (A+B+C+\overline{D}) \cdot (A+\overline{B}+C+D) \cdot (A+\overline{B}+C+\overline{D})$
 $= AB\overline{C} = [(A+B+C) + D \cdot \overline{D}] \cdot [(A+\overline{B}+C) + D \cdot \overline{D}]$
 $= (A+B+C) \cdot (A+\overline{B}+C)$
 $= [(A+C) + B \cdot \overline{B}]$
 $Y_1 = (A+C)$ D.O.V

Diodes-



F.B = Forward Bias, R.B = Reverse Bias


Transistors-



$I_E = I_B + I_C$

- (i) When 'p' at low voltage and 'n' at high voltage diode will be in reverse bias condition, i.e., no current conduction.
- (ii) When 'p' at high voltage and 'n' at low voltage diode will be in forward bias i.e., conduction of current.
- (i) When E-B junction in forward bias conduction of current.
- (ii) When E-B junction in reverse bias no conduction of current.

AND Gate Diode-




Truth Table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


Friday
10-02-17

Transistor (BJT) - (Transfer + resistor)



* C-E is better.
 Emitter = I/P
 Base = Build
 Collector = O/P
 * L & C are always same


Transistor as an amplifier



N = +ve
 P = -ve
 E = +ve
 C = -ve


$I_E = I_B + I_C$
 I_E is almost I_C

Input Characteristics -




O/P Voltage = constant.

Output Characteristics -




Saturday
31-02-2017


TTL (Transistor-Transistor Logic) Circuit
Make AND Gate using Transistor-




Make NAND Gate using Transistor-




Make OR Gate using Transistor-




Make NOR Gate using Transistor-





Make AND Gate using Diodes-
DDL (Diode-Diode Logic) Circuit




OR Gate





$I_D = \text{Drain Current}$
 $V_{GS} = -ve \text{ (Reverse Bias)}$
 $V_{DS} = +ve \text{ (Forward Bias)}$





A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

- * When G is low then RB. (Zero current flow)
- * When G is high then FB.

FET (Field Effect Transistor) - MOSFET (Metal-Oxide-Semiconductor FET)

- ① N-MOS
- ② P-MOS
- ③ C-MOS

N-channel MOS



(i) ON-state / Current flow when gate is +ve (1 state)

(ii) OFF-state ($I_D = 0$) when gate is -ve (0 state)


$$V_{GS} = +ve (I_D)$$

$$V_{GS} = -ve (I_D = 0)$$

$$V_{GS} = \text{Input}$$

$$V_{DS} = \text{Output}$$



$$I_D = \text{Drain gate}$$




- (i) ON-state when gate is -ve (0 state)
- (ii) OFF-state when gate is +ve (1 state)

$V_{GS} = -ve (I_D)$

$V_{GS} = +ve (I_D = 0)$



N-MOS NAND Gate -




← NAND gate

← N-MOS


A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

N-mos NOR Gate -




A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

C-mos (Complementary-mos)



A	$Y = \bar{A}$
0	1
1	0



(i) when $A=0, B=0$
 $F-1, F-2 \rightarrow$ OFF
 $F-3, F-4 \rightarrow$ ON, $Y=1$

A	B	$Y = (\overline{A \cdot B})$
0	0	1
0	1	1
1	0	1
1	1	0

(ii) when $A=0, B=1$
 $F-1, F-3 \rightarrow$ ON
 $F-2, F-4 \rightarrow$ OFF, $Y=1$



NPN
 $B=0, OFF$
 $B=1, ON$

(iii) when $A=1, B=0$
 $F-1, F-3 \rightarrow$ OFF
 $F-2, F-4 \rightarrow$ ON, $Y=1$

(iv) when $A=1, B=1$
 $F-1, F-2 \rightarrow$ ON
 $F-3, F-4 \rightarrow$ OFF, $Y=0$.

ECL (Emitter Coupled Transistor)

- 1.) Fast operation - delay time $\approx 1 \text{ ns} = 10^{-9} \text{ s}$
- 2.) It works in active region (non-saturated)
- 3.) Power dissipation $\approx 200 - 350 \text{ mW}$
- 4.) Noise margin less $\sim 0.2 \text{ V}$
- 5.) There is no need of inverter.
- 6.) 0 state = -1.7 V
1 state = -0.8 V



NPN
 (B=0 → OFF)
 (B=1 → ON)

(i) when $A=0, B=0$
 $T_1, T_2 \rightarrow \text{OFF}$, M-High ($T_4 \rightarrow \text{ON}$) $Y_1 = 1$
 $T_3 \rightarrow \text{ON}$, N-Low ($T_5 \rightarrow \text{OFF}$) $Y_2 = 0$.

A	B	Y_1	Y_2
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1

(ii) when $A=0, B=1$
 $T_1, T_3 \rightarrow \text{OFF}$, M-Low ($T_4 \rightarrow \text{OFF}$) $Y_1 = 0$
 $T_2 \rightarrow \text{ON}$, N-Low ($T_5 \rightarrow \text{ON}$) $Y_2 = 1$

(iii) when $A=1, B=0$

$T_2, T_3 \rightarrow \text{OFF}, M \rightarrow \text{Low} (T_4 \rightarrow \text{OFF}) Y_1 = 0$

$T_1 \rightarrow \text{ON}, N \rightarrow \text{High} (T_5 \rightarrow \text{ON}) Y_2 = 1$





(iv) when $A=1, B=1$

$T_3 \rightarrow \text{OFF}, M \rightarrow \text{Low} (T_4 \rightarrow \text{OFF}) Y_1 = 0$


$T_1, T_2 \rightarrow \text{ON}, N \rightarrow \text{High} (T_5 \rightarrow \text{ON}) Y_2 = 1$

Thursday

02-03-17 QTL (Diode Transistor Logic)




A	B	C	$Y = A \cdot B \cdot C$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




A	B	C	$Y = \overline{A \cdot B \cdot C}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

TTL (Transistor Transistor Logic)



A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1



A	B	$Y = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

TTL-Series -

Version	Abbreviation	Propagation Time (ns)	Power Dissipation (mW)	Fan-out
1. Standard	TTL	10	10	10
2. Low power	LTTL	33	1	10
3. High Speed	HTTL	6	22	10
4. Schotkey	STTL	3	19	10
5. Low power Schotkey	LSTTL	9.5	2	10

Friday
03-03-17

Unit - III

Combinational Circuits -

The digital circuits in which the output depend upon present input combination not on any past information.

Multiplexer (MUX): Many-into-one

(Several inputs \rightarrow one output.)

The combinational circuit which select information from several source and transmit it on single output line is called multiplexer. It is also called data selector.

The multiplexers are represented by n -to-1 mux where n is number of data inputs. (They are represented by $D_0, D_1, D_2, \dots, D_{n-1}$)

The number of select signals represented by $n=2^m$ and m =number of select signals (S_0, S_1, \dots, S_{m-1})

Example -

For 4-to-1 MUX


there are 4-data inputs (D_0, D_1, D_2, D_3)

No. of select signals -

$$4 = 2^m \Rightarrow m = 2 \text{ (} S_0, S_1 \text{)}$$

Table for 4-to-1 MUX -

S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3



$$Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$

8-to-1 MUX (IC-74151) -

There are 8 data inputs ($D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$)

$$8 = 2^m \Rightarrow m = 3$$

* Select signals - S_0, S_1, S_2


Enable/Strobe input (\bar{E}).

$\bar{E} = 1$ (OFF)

$\bar{E} = 0$ (ON)

It produce output; inverted output.

\bar{E}	S_2	S_1	S_0	Y	\bar{Y}
1	X	X	X	1	0
0	0	0	0	D_0	\bar{D}_0
0	0	0	1	D_1	\bar{D}_1
0	0	1	0	D_2	\bar{D}_2
0	0	1	1	D_3	\bar{D}_3
0	1	0	0	D_4	\bar{D}_4
0	1	0	1	D_5	\bar{D}_5
0	1	1	0	D_6	\bar{D}_6
0	1	1	1	D_7	\bar{D}_7



Pin Diagram

16-to-1 (Multiplexer IC-74150)

(D₀-D₁₅)

Enable/ Strobe (E)	S ₃	S ₂	S ₁	S ₀	Y = D _n
1	X	X	X	X	0
0	0	0	0	0	D ₀
0	0	0	0	1	D ₁
0	0	0	1	0	D ₂
0	0	0	1	1	D ₃
0	0	1	0	0	D ₄
0	0	1	0	1	D ₅
0	0	1	1	0	D ₆
0	0	1	1	1	D ₇
0	1	0	0	0	D ₈
0	1	0	0	1	D ₉
0	1	0	1	0	D ₁₀
0	1	0	1	1	D ₁₁
0	1	1	0	0	D ₁₂
0	1	1	0	1	D ₁₃
0	1	1	1	0	D ₁₄
0	1	1	1	1	D ₁₅